An application specific multi-port RAM cell circuit for register renaming units in high speed microprocessors

نویسندگان

  • Alessandro De Gloria
  • Mauro Olivieri
چکیده

We present a novel custom circuit for superscalar microprocessor renaming unit and compare its performance with a conventional design, referring to an industrial 0.35 μm CMOS process. Speed and power consumption are significantly improved.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Multi-port High Step-up DC/DC Converter for Hybrid Renewable Energy Application

This paper presents a novel multi-port DC/DC converter which is suitable to be used as the interface of hybrid renewable energy systems. The converter contains three unidirectional power flow ports which two of them are input ports and are connected to two independent energy sources while the third one is the output port that feeds a standalone load. Furthermore, the proposed converter contains...

متن کامل

Asymmetrically banked value-aware register files for low-energy and high-performance

Designing high-performance low-energy register files is of critical importance to the continuation of current performance advances in wide-issue and deeply pipelined superscalar microprocessors. In this paper, we propose a new microarchitecture, the asymmetrically banked value-aware register file (AB-VARF), to exploit the prevailing narrow-width register values for low-latency and energy-effici...

متن کامل

Multi-objective efficient design space exploration and architectural synthesis of an application specific processor (ASP)

As the growth of system complexity rapidly increases, the gap between Electronic System Level (ESL) and the Register Transfer Level (RTL) must be filled. Currently, Very Large Scale Integration (VLSI) and Systemon-Chip (SoC) designs are multi-objective in nature, requiring simultaneous fulfillment of multiple parameters. Extensive research on Design Space Exploration (DSE) problems and synthesi...

متن کامل

Reevaluating the Renamed Trace Cache Architecture

In order to exploit parallelism, modern superscalar processors utilize register renaming to solve data dependency problems. The RMT(register mapping table) used in register renaming is said to be one of the most energy consuming components in the processor due to its high access frequency and large area. Multi-port structure of the RMT can gain area exponentially to its port number which can ma...

متن کامل

Functional Self-Test Generation for Superscalar Microprocessors

Functional testing of microprocessors has been studied for over two decades. Techniques for generating functional tests for modern microprocessors with cache/MMU and pipelining have been previously proposed [4, 1]. However there are no reported techniques for automatic functional self-test generation for superscalar processors. We present such a technique that not only makes it possible to run ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001